Sign in
Minimal Instruction Set FPGA AES processor using Handel - C
Conference paper   Peer reviewed

Minimal Instruction Set FPGA AES processor using Handel - C

J H Kong, Li-Minn Ang, K P Seng and A O Adejo
2010 International Conference on Computer Applications and Industrial Electronics, ICCAIE 2010, pp.340-344
International Conference on Computer Applications and Industrial Electronics (ICCAIE 2010), 2010 (Kuala Lumpur, Malaysia, 05-Dec-2010–08-Dec-2010)
Institute of Electrical and Electronics Engineers
2010
url
https://doi.org/10.1109/ICCAIE.2010.5735100View
Published Version

Abstract

minimal instruction set computer AES

Details

Metrics

14 Record Views
Logo image